UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/827,433	04/20/2004	Fumitoshi Mizutani	089367-0127	2720
	7590 11/27/200 LARDNER LLP	EXAMINER		
SUITE 500	T NIW	REDDIVALAM, SRINIVASA R		
3000 K STREET NW WASHINGTON, DC 20007			ART UNIT	PAPER NUMBER
			4177	
			MAIL DATE	DELIVERY MODE
			11/27/2007	PAPER

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/827,433	MIZUTANI ET AL.			
Office Action Summary	Examiner	Art Unit			
	Srinivasa R. Reddivalam	4177			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) ☐ Responsive to communication(s) filed on 20 Ag  2a) ☐ This action is <b>FINAL</b> . 2b) ☐ This  3) ☐ Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4) ☐ Claim(s) 1-16 is/are pending in the application.  4a) Of the above claim(s) is/are withdray  5) ☐ Claim(s) is/are allowed.  6) ☐ Claim(s) 1-16 is/are rejected.  7) ☐ Claim(s) is/are objected to.  8) ☐ Claim(s) are subject to restriction and/or  Application Papers  9) ☐ The specification is objected to by the Examine 10) ☐ The drawing(s) filed on 20 April 2004 is/are: a)  Applicant may not request that any objection to the or	vn from consideration. r election requirement. r. ⊠ accepted or b)□ objected to				
Replacement drawing sheet(s) including the correcti		•			
11) The oath or declaration is objected to by the Ex	animer. Note the attached Office	ACION OF IONI F 10-102.			
Priority under 35 U.S.C. § 119  12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some * c) None of:  1. Certified copies of the priority documents have been received.  2. Certified copies of the priority documents have been received in Application No  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 05/26/2004, 09/20/2007.	4)  Interview Summary Paper No(s)/Mail Da 5)  Notice of Informal P 6)  Other:	ate			

Art Unit: 4177

### **DETAILED ACTION**

#### **Priority**

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

## Claim Rejections - 35 USC § 101

2. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Claims 12-16 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

In claims 12-16, the word "computer program" is being recited. "Computer program" does not fall within at least one of the four categories of patent eligible subject matter recited in 35 U.S.C. 101 i.e. a process, machine, manufacture, or a composition of matter. The word "computer program" is clearly not a series of steps or acts to constitute a process, not a mechanical device or combination of mechanical devices to constitute a machine, not a tangible physical article or object which is some form of matter to be a product and constitute a manufacture, and not a composition of two or more substances to constitute a composition of matter. Further, "computer program" is not claimed as embodied in computer-readable medium and hence, it is not capable of causing function change in a computer and therefore it is not statutory.

Art Unit: 4177

# Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-3, 7, and 12 are rejected under 35 U.S.C. 102(b) as being anticipated by Horvath et al. (US Patent Number: 5,630,056)

Regarding claim 1, Horvath et al. teach a data processing apparatus that has a plurality of reception interface sections which receive same data from a same data sender and processes data (see col.2, lines 25-32 wherein a digital data processing device with plurality of functional units processing data in parallel is mentioned and col.2, lines 54-59 wherein transceivers routing data is mentioned), received by said plurality of reception interface sections, in parallel, wherein each of said reception interface sections includes a communication error processing section which (see col.2, lines 54-59 wherein transceivers routing data to the fault-detector is mentioned), upon occurrence of an error in said received data, stops receiving said data, sends a communication error signal to stop data reception from said data sender to other reception interface sections, and requests said data sender to resend data (see col.2, lines 32-36 wherein fault-detector signaling a fault is mentioned and col.2, lines 47-53

wherein upon detection of error, functional unit disabling the processing sections further from applying signals and responding to the error by reapplying the data is mentioned).

Regarding claims 2 and 3, Horvath et al. further teach the data processing apparatus, wherein when an error occurs in part of received data, said communication error processing section of each of said reception interface sections cancels said error-occurred data, and requests said data sender to resend said canceled data (see col.2, lines 37-53 wherein upon detection of an error by fault-detector, disabling of data processing by functional unit and re-transmission of respective data by processing sections are mentioned) and wherein said data sender sends same serial data (see col.2, lines 54-59 wherein transceiver routing data is mentioned), and when an error occurs in received serial data, said communication error processing section of each of said reception interface sections cancels said error-occurred serial data and serial data received following that error-occurred serial data, and requests said data sender to resend said canceled serial data (see col.2, lines 47-53 and lines 58-65 wherein upon detection of an error by fault-detector, disabling of processing section from applying data and re-transmission of serial data by transceiver to fault-detector are mentioned).

Regarding claim 7, Horvath et al. teach a data processing method that performs parallel processing of data received by a plurality of reception interface sections which receive same data from a same data sender (see col.2, lines 25-32 wherein a digital data processing device with plurality of functional units processing data in parallel is mentioned and col.2, lines 54-59 wherein transceivers routing data is mentioned) and comprises: a data reception step of receiving data from said data sender at one of said

Art Unit: 4177

plurality of reception interface sections (see col.2, lines 54-59 wherein transceivers sending data to fault-detector is mentioned); an error detection step of detecting an error in said received data (see col.2, lines 32-36 wherein fault-detector signaling a fault of received data is mentioned); and an error information output step of outputting information on said detected error to other reception interface sections (see col.2, lines 37-46 and lines 59-65 wherein response of transmission error among transceivers is mentioned).

Regarding claim 12, Horvath et al. teach a computer program (see col.4, lines 60-62 wherein a device implementation in software/hardware is mentioned) that performs parallel processing of data received by a plurality of reception interface sections which receive same data from a same data sender (see col.2, lines 25-32 wherein a digital data processing device with plurality of functional units processing data in parallel is mentioned and col.2, lines 54-59 wherein transceivers routing data is mentioned) and allows a computer to execute: a data reception step of receiving data from said data sender at one of said plurality of reception interface sections (see col.2, lines 54-59 wherein transceivers sending data to fault-detector is mentioned); an error detection step of detecting an error in said received data (see col.2, lines 32-36 wherein fault-detector signaling a fault of received data is mentioned); and an error information output step of outputting information on said detected error to other reception interface sections (see col.2, lines 37-46 and lines 59-65 wherein response of transmission error among transceivers is mentioned).

Art Unit: 4177

## Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 7. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Horvath et al. (US Patent Number: 5,630,056) in view of Horst et al. (US Patent No: 6,496,940).

Regarding claim 4, Horvath et al. teach the data processing apparatus wherein data sender sends data packet when an error occurs in data of the received packet (see col.2, lines 62-65) and said communication error processing section of each of said reception interface sections requests said data sender to resend data (see col.2, lines 32-36).

Art Unit: 4177

Horvath et al. do not teach specifically the data processing apparatus wherein data sender affixing a sequence number to each packet when sending data packets when an error occurs in data of received packet and communication error processing section requesting data sender to resend data packets based on sequence number affixed to each received packet.

However, Horst et al. teach the data processing apparatus wherein data sender affixing a sequence number to each packet when sending data packets when an error occurs in data of received packet and communication error processing section requesting data sender to resend data packets based on sequence number affixed to each received packet (see Fig. 35 and col.95, lines 47-67 and col.96, lines 1-19).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify the data processing apparatus of Horvath et al. to include data sender affixing a sequence number to each packet when sending data packets when an error occurs in data of received packet and communication error processing section requesting data sender to resend data packets based on sequence number affixed to each received packet disclosed by Horst et al. for proper re-transmission of data packets lost due to the errors in the data processing apparatus.

8. Claims 5, 6, 8-11, and 13-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Horvath et al. (US Patent Number: 5,630,056) in view of Maniwa et al. (US Patent Number: 4,860,119).

Regarding claim 5, Horvath et al. do not teach specifically the data processing apparatus further comprising a frequency divider which generates a sync signal by dividing a frequency of a predetermined clock signal and sends said generated sync signal to each of said reception interface sections, and wherein each of said reception interface sections receives data according to said sync signal supplied from said frequency divider.

However, Maniwa et al. teach the data processing apparatus comprising a frequency divider which generates a sync signal by dividing a frequency of a predetermined clock signal (see Fig.7 and col.8, lines 19-45 wherein a sync signal generation using frequency divider is mentioned) and sends said generated sync signal to each of said reception interface sections, and wherein each of said reception interface sections receives data according to said sync signal supplied from said frequency divider (see col.18, lines 24-63).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify the data processing apparatus of Horvath et al. to include a frequency divider which generates a sync signal by dividing a frequency of a

predetermined clock signal and sends said generated sync signal to each of said reception interface sections, and wherein each of said reception interface sections receives data according to said sync signal supplied from said frequency divider disclosed by Maniwa et al. for proper data synchronization between transmission and reception sections of the system.

Regarding claim 6, Horvath et al. teach a data processing apparatus that has a transmission interface section which transmits transmission data to a plurality of data receivers at a same timing (see col.2, lines 25-29 wherein a digital data processing device transmitting data between plural functional units is mentioned), wherein said transmission interface section generates packet data and sends individual pieces of packet data generated to said plurality of data receivers (see col.2, lines 54-59 wherein transceiver sending data to fault-detector of receivers is mentioned).

Horvath et al. do not teach specifically data processing apparatus wherein transmission interface generating packet data by dividing data to data of a data length sendable within one period of a predetermined clock signal and sending that generated data to said plurality of receivers at the same timing in synchronism with said clock signal.

However, Maniwa et al. teach a data processing apparatus wherein transmission interface generating packet data by dividing data to data of a data length sendable within one period of a predetermined clock signal and sending that generated data to

said plurality of receivers at the same timing in synchronism with said clock signal (see col.18, lines 24-63).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify the data processing apparatus of Horvath et al. to include transmission interface generating packet data by dividing data to data of a data length sendable within one period of a predetermined clock signal and sending that generated data to said plurality of receivers at the same timing in synchronism with said clock signal disclosed by Maniwa et al. for proper data synchronization between transmission and reception sections of the system.

Regarding claim 8, Horvath et al. do not teach specifically the data processing method wherein said data reception step and said error information output step are executed according to a sync signal generated by dividing a frequency of a predetermined clock signal.

However, Maniwa et al. teach the data processing method wherein said data reception step and said error information output step are executed according to a sync signal generated by dividing a frequency of a predetermined clock signal (see Fig.7 and col.8, lines 19-45 wherein a sync signal generation using frequency divider is mentioned and see col.18, lines 24-63).

Art Unit: 4177

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify the data processing method of Horvath et al. to include executing data reception step and said error information output step according to a sync signal generated by dividing a frequency of a predetermined clock signal disclosed by Maniwa et al. for proper data synchronization between transmission and reception sections of the system.

Regarding claim 9, Horvath et al. further teach the data processing method comprising an error information reception step of receiving error information, output from said other reception interface sections, at said one of said reception interface sections (see col.2, lines 37-46 and lines 59-65 wherein response of transmission error among transceivers is mentioned); and a data resend requesting step of requesting said data sender to resend data in at least one of a case where an error is detected at said error detection step and a case where error information is received at said error information reception step (see col.2, lines 32-53 wherein fault-detector signaling a fault is mentioned and wherein upon detection of an error by fault-detector, disabling of data processing by functional unit and re-transmission of respective data by processing sections are mentioned).

**Regarding claim 10**, Horvath et al. further teach the data processing method further comprising a data cancellation step of canceling data; and a data reception stopping step of stopping data reception, and wherein said data cancellation step and

said data reception stopping step are executed in at least one of a case where an error is detected at said error detection step (see col.2, lines 47-53 wherein upon detection of error, functional unit disabling the processing sections further from applying signals is mentioned) and a case where error information is received at said error information reception step, and said data resend requesting step requests resending of data canceled at said data cancellation step (see col.2, lines 58-65 wherein upon detection of an error by fault-detector, re-transmission of serial data by transceiver to fault-detector is mentioned).

Regarding claim 11, Horvath et al. teach data cancellation step of the data processing method (see col.2, lines 47-53 wherein upon detection of error, functional unit disabling the processing sections further from applying signals is mentioned) and do not teach specifically the said data cancellation step is executed according to said sync signal.

However, Maniwa et al. teach the data processing method wherein sync signal is used for outputting data (see col.18, lines 24-63).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify the data processing method of Horvath et al. to include executing data cancellation step according to said sync signal disclosed by Maniwa et al. for

proper data synchronization between transmission and reception sections of the system.

Regarding claim 13, Horvath et al. teach a computer program executing said data reception step and said error information output step as applied to claim 12. Horvath et al. do not teach specifically said data reception step and said error information output step are executed according to a sync signal generated by dividing a frequency of a predetermined clock signal.

However, Maniwa et al. teach execution of outputting data according to a sync signal generated by dividing a frequency of a predetermined clock signal (see Fig.7 and col.8, lines 19-45 wherein a sync signal generation using frequency divider is mentioned and col.18, lines 24-63 for outputting data as per sync signal is mentioned).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify the execution of computer program to include executing said data reception step and said error information output step according to a sync signal generated by dividing a frequency of a predetermined clock signal disclosed by Maniwa et al. for proper data synchronization between transmission and reception sections of the system.

Art Unit: 4177

Regarding claim 14, Horvath et al. further teach the computer program executing an error information reception step of receiving error information, output from said other reception interface sections, at said one of said reception interface sections (see col.2, lines 37-46 and lines 59-65 wherein response of transmission error among transceivers is mentioned); and a data resend requesting step of requesting said data sender to resend data in at least one of a case where an error is detected at said error detection step and a case where error information is received at said error information reception step (see col.2, lines 32-53 wherein fault-detector signaling a fault is mentioned and wherein upon detection of an error by fault-detector, disabling of data processing by functional unit and re-transmission of respective data by processing sections are mentioned).

Regarding claim 15, Horvath et al. further teach the computer program executing a data cancellation step of canceling data; and a data reception stopping step of stopping data reception, and wherein said data cancellation step and said data reception stopping step are executed in at least one of a case where an error is detected at said error detection step (see col.2, lines 47-53 wherein upon detection of error, functional unit disabling the processing sections further from applying signals is mentioned) and a case where error information is received at said error information reception step, and said data resend requesting step requests resending of data canceled at said data cancellation step (see col.2, lines 58-65 wherein upon detection of an error by fault-detector, re-transmission of serial data by transceiver to fault-detector is mentioned).

Art Unit: 4177

**Regarding claim 16**, Horvath et al. teach the computer program

executing data cancellation step (see col.2, lines 47-53 wherein upon detection of error,

functional unit disabling the processing sections further from applying signals is

mentioned) and do not teach specifically the said data cancellation step is executed

according to said sync signal.

However, Maniwa et al. teach the execution of computer program wherein sync signal is

used for outputting data (see col.18, lines 24-63).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of

invention to modify the execution of computer program of Horvath et al. to include

executing data cancellation step according to said sync signal disclosed by Maniwa et

al. for proper data synchronization between transmission and reception sections of the

system.

Conclusion

9. Any response to this office action should be faxed to (571) 273-8300 or mailed

To:

Commissioner for Patents,

P.O. Box 1450

Art Unit: 4177

Alexandria, VA 22313-1450

Hand-delivered responses should be brought to

**Customer Service Window** 

Randolph Building

401 Dulany Street

Alexandria, VA 22314.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Srinivasa R. Reddivalam whose telephone number is 571-270-3524. The examiner can normally be reached on Mon-Fri 8:30 AM - 6 PM (1st Friday OFF).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Benny Tieu can be reached on 571-272-7490. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 4177

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

S Reddivalam

/Benny Q Tieu/

Supervisory Patent Examiner, Art Unit 4177